




## DS1243Y

### 64K NV SRAM with Phantom Clock

#### FEATURES

- Real-Time Clock Keeps Track of Hundredths of Seconds, Seconds, Minutes, Hours, Days, Date of the Month, Months, and Years
- 8K x 8 NV SRAM Directly Replaces Volatile Static RAM or EEPROM
- Embedded Lithium Energy Cell Maintains Calendar Operation and Retains RAM Data
- Watch Function is Transparent to RAM Operation
- Automatic Leap Year Compensation Valid Up to 2100
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time
- Standard 28-Pin JEDEC Pinout
- Full  $\pm 10\%$  Operating Range
- Accuracy is Better than  $\pm 1$  Minute/Month at  $+25^{\circ}\text{C}$
- Over 10 Years of Data Retention in the Absence of Power
- Available in 120ns Access Time
- Underwriters Laboratories (UL) Recognized ([www.maxim-ic.com/qa/info/ul](http://www.maxim-ic.com/qa/info/ul))

#### PIN CONFIGURATION



#### ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE
DS1243Y-120+	0°C to +70°C	28 EDIP (0.720a)

+ Denotes a lead(Pb)-free/RoHS-compliant package.

## PIN DESCRIPTION

PIN	NAME	FUNCTION
1	$\overline{\text{RST}}$	Active-Low Reset Input. This pin has an internal pullup resistor connected to $V_{CC}$ .
2	A12	Address Inputs
3	A7	
4	A6	
5	A5	
6	A4	
7	A3	
8	A2	
9	A1	
10	A0	
23	A11	
21	A10	
24	A9	
25	A8	
11	DQ0	
12	DQ1	
13	DQ2	
15	DQ3	
16	DQ4	
17	DQ5	
18	DQ6	
19	DQ7	
20	$\overline{\text{CE}}$	Active-Low Chip-Enable Input
22	$\overline{\text{OE}}$	Active-Low Output-Enable Input
26	N.C.	No Connection
27	$\overline{\text{WE}}$	Active-Low Write-Enable Input
28	$V_{CC}$	Power-Supply Input
14	GND	Ground

## DESCRIPTION

The DS1243Y 64K NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 8192 words by 8 bits) with a built-in real time clock. The DS1243Y has a self-contained lithium energy source and control circuitry, which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent corrupted data in both the memory and real time clock. The Phantom Clock provides timekeeping information including hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including correction for leap years. The Phantom Clock operates in either 24-hour or 12-hour format with an AM/PM indicator.

## RAM READ MODE

The DS1243Y executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) is active (low). The unique address specified by the 13 address inputs (A0–A12) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  (Output Enable) access times and states are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

## RAM WRITE MODE

The DS1243Y is in the write mode whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time ( $t_{WR}$ ) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in  $t_{ODW}$  from its falling edge.

## DATA RETENTION MODE

The DS1243Y provides full functional capability for  $V_{CC}$  greater than  $V_{TP}$  and write protects by 4.25V. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAM constantly monitors  $V_{CC}$ . Should the supply voltage decay, the RAM automatically write protects itself. All inputs to the RAM become “don’t care” and all outputs are high impedance. As  $V_{CC}$  falls below approximately 3.0V, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 3.0V, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.5V.

See “Conditions of Acceptability” at [www.maxim-ic.com/TechSupport/QA/ntrl.htm](http://www.maxim-ic.com/TechSupport/QA/ntrl.htm)

## FRESHNESS SEAL

Each DS1243Y is shipped from Maxim with its lithium energy source disconnected, insuring full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

## PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition on a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on DQ0. All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 read or write cycles either extract or update data in the Phantom Clock, and memory access is inhibited.


Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of Chip Enable ( $\overline{CE}$ ), Output Enable ( $\overline{OE}$ ), and Write Enable ( $\overline{WE}$ ). Initially, a read cycle to any memory location using the  $\overline{CE}$  and  $\overline{OE}$  control of the Phantom Clock starts the pattern recognition sequence by moving a pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the  $\overline{CE}$  and  $\overline{WE}$  control of the SmartWatch. These 64 write cycles are used only to gain access to the Phantom Clock. Therefore, any address to the memory in the socket is acceptable. However, the write cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a Phantom Clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched (this bit pattern is shown in Figure 1). With a correct match for 64 bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of the  $\overline{OE}$  pin or the  $\overline{WE}$  pin. Cycles to other locations outside the memory block can be interleaved with  $\overline{CE}$  cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.

## PHANTOM CLOCK REGISTER INFORMATION

The Phantom Clock information is contained in 8 registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the Phantom Clock registers, each register must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 2.


Data contained in the Phantom Clock register is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all 8 registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.

## PHANTOM CLOCK REGISTER DEFINITION Figure 1



**NOTE:** THE PATTERN RECOGNITION IN HEX IS C5, 3A, A3, 5C, C5, 3A, A3, 5C. THE ODDS OF THIS PATTERN BEING ACCIDENTALLY DUPLICATED AND CAUSING INADVERTENT ENTRY TO THE PHANTOM CLOCK IS LESS THAN 1 IN  $10^{19}$ . THIS PATTERN IS SENT TO THE PHANTOM CLOCK LSB TO MSB.

## PHANTOM CLOCK REGISTER DEFINITION Figure 2



### AM-PM/12/24 MODE

Bit 7 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the 20-hour bit (20–23 hours).

### OSCILLATOR AND RESET BITS

Bits 4 and 5 of the day register are used to control the  $\overline{\text{RESET}}$  and oscillator functions. Bit 4 controls the  $\overline{\text{RESET}}$  (pin 1). When the  $\overline{\text{RESET}}$  bit is set to logic 1, the  $\overline{\text{RESET}}$  input pin is ignored. When the  $\overline{\text{RESET}}$  bit is set to logic 0, a low input on the  $\overline{\text{RESET}}$  pin will cause the Phantom Clock to abort data transfer without changing data in the watch registers. Bit 5 controls the oscillator. When set to logic 1, the oscillator is off. When set to logic 0, the oscillator turns on and the watch becomes operational. These bits are shipped from the factory set to a logic 1, oscillator off.

### ZERO BITS

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits that always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

## ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground.....	-0.3V to +6.0V
Operating Temperature Range.....	0°C to +70°C (noncondensing)
Storage Temperature Range.....	-40°C to +85°C (noncondensing)
Lead Temperature (soldering, 10s).....	+260°C

**Note:** EDIP is wave or hand-soldered only.

*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.*

## RECOMMENDED OPERATING CONDITIONS

( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input Logic 1	$V_{IH}$	2.2		$V_{CC}+0.3$	V	
Input Logic 0	$V_{IL}$	-0.3		+0.8	V	

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ .)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	$I_{IL}$	-1.0		+1.0	$\mu\text{A}$	12
I/O Leakage Current $\overline{CE} \geq V_{IH} \leq V_{CC}$	$I_{IO}$	-1.0		+1.0	$\mu\text{A}$	
Output Current @ 2.4V	$I_{OH}$	-1.0			mA	
Output Current @ 0.4V	$I_{OL}$	2.0			mA	
Standby Current $\overline{CE} = 2.2$	$I_{CCS1}$		5.0	10	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	$I_{CCS2}$		3.0	5.0	mA	
Operating Current $t_{CYC} = 200\text{ns}$	$I_{CC01}$			85	mA	
Write Protection Voltage	$V_{TP}$	4.25		4.5	V	

## DC TEST CONDITIONS

Outputs are open; all voltages are referenced to ground.

## CAPACITANCE

( $T_A = +25^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$		5	10	pF	
Input/Output Capacitance	$C_{I/O}$		5	10	pF	

## MEMORY AC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5.0V \pm 10\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ .)

PARAMETER	SYMBOL	DS1243Y-120		UNITS	NOTES
		MIN	MAX		
Read Cycle Time	$t_{RC}$	120		ns	
Access Time	$t_{ACC}$		120	ns	
$\overline{OE}$ to Output Valid	$t_{OE}$		60	ns	
$\overline{CE}$ to Output Valid	$t_{CO}$		120	ns	
$\overline{OE}$ or $\overline{CE}$ to Output Active	$t_{COE}$	5		ns	5
Output High-Z from Deselection	$t_{OD}$		40	ns	5
Output Hold from Address Change	$t_{oH}$	5		ns	
Write Cycle Time	$t_{WC}$	120		ns	
Write Pulse Width	$t_{WP}$	90		ns	3
Address Setup Time	$t_{AW}$	0		ns	
Write Recovery Time	$t_{WR}$	20		ns	
Output High-Z from $\overline{WE}$	$t_{ODW}$		40	ns	5
Output Active from $\overline{WE}$	$t_{OEW}$	5		ns	5
Data Setup Time	$t_{DS}$	50		ns	4
Data Hold Time from $\overline{WE}$	$t_{DH}$	20		ns	4

### AC TEST CONDITIONS

Output Load: 50pF + 1TTL Gate

Input Pulse Levels: 0 to 3V

Timing Measurement Reference Levels

Input: 1.5V

Output: 1.5V

Input Pulse Rise and Fall Times: 5ns



**PHANTOM CLOCK AC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub> = 4.5V to 5.5V, T<sub>A</sub> = 0°C to +70°C.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	120			ns	
$\overline{\text{CE}}$ Access Time	t <sub>CO</sub>			100	ns	
$\overline{\text{OE}}$ Access Time	t <sub>OE</sub>			100	ns	
$\overline{\text{CE}}$ to Output Low-Z	t <sub>COE</sub>	10			ns	
$\overline{\text{OE}}$ to Output Low-Z	t <sub>OEE</sub>	10			ns	
$\overline{\text{CE}}$ to Output High-Z	t <sub>OD</sub>			40	ns	5
$\overline{\text{OE}}$ to Output High-Z	t <sub>ODO</sub>			40	ns	5
Read Recovery	t <sub>RR</sub>	20			ns	
Write Cycle Time	t <sub>WC</sub>	120			ns	
Write Pulse Width	t <sub>WP</sub>	100			ns	
Write Recovery	t <sub>WR</sub>	20			ns	10
Data Setup Time	t <sub>DS</sub>	40			ns	11
Data Hold Time	t <sub>DH</sub>	10			ns	11
$\overline{\text{CE}}$ Pulse Width	t <sub>CW</sub>	100			ns	
$\overline{\text{RESET}}$ Pulse Width	t <sub>RST</sub>	200			ns	
$\overline{\text{CE}}$ High to Power-Fail	t <sub>PF</sub>			0	ns	

**POWER-DOWN/POWER-UP TIMING**


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{\text{CE}}$ at V <sub>IH</sub> before Power-Down	t <sub>PD</sub>	0			μs	
V <sub>CC</sub> Slew from 4.5V to 0V ( $\overline{\text{CE}}$ at V <sub>IH</sub> )	t <sub>F</sub>	300			μs	
V <sub>CC</sub> Slew from 0V to 4.5V ( $\overline{\text{CE}}$ at V <sub>IH</sub> )	t <sub>R</sub>	0			μs	
$\overline{\text{CE}}$ at V <sub>IH</sub> after Power-Up	t <sub>REC</sub>			2	ms	

(T<sub>A</sub> = +25°C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data-Retention Time	t <sub>DR</sub>	10			years	9

**WARNING:** Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery-backup mode.


## MEMORY READ CYCLE (NOTE 1)




## MEMORY WRITE CYCLE 1 (NOTES 2, 6, AND 7)




### MEMORY WRITE CYCLE 2 (NOTES 2 AND 8)




### RESET FOR PHANTOM CLOCK




### READ CYCLE TO PHANTOM CLOCK



## WRITE CYCLE TO PHANTOM CLOCK



## POWER-DOWN/POWER-UP CONDITION



**NOTES:**

1.  $\overline{WE}$  is high for a read cycle.
2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
4.  $t_{DH}$ ,  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
5. These parameters are sampled with a 50pF load and are not 100% tested.
6. If the  $\overline{CE}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
7. If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in a high impedance state during this period.
8. If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CE}$  low transition, the output buffers remain in a high impedance state during this period.
9. The expected  $t_{DR}$  is defined as cumulative time in the absence of  $V_{CC}$  with the clock oscillator running.
10.  $t_{WR}$  is a function of the latter occurring edge of  $\overline{WE}$  or  $\overline{CE}$ .
11.  $t_{DH}$  and  $t_{DS}$  are a function of the first occurring edge of  $\overline{WE}$  or  $\overline{CE}$ .
12. RST (Pin1) has an internal pullup resistor.
13. Real-Time Clock Modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post-solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

**PACKAGE INFORMATION**

For the latest package outline information and land patterns (footprints), go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).

Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 EDIP	MDT28+1	<a href="#">21-0245</a>	—

**REVISION HISTORY**

<b>REVISION DATE</b>	<b>DESCRIPTION</b>	<b>PAGES CHANGED</b>
11/11	Updated the <i>Features, Ordering Information, AM-PM/12/24 MODE</i> , and <i>Absolute Maximum Ratings</i> sections	1, 6, 7