

TSL1410R

1280 × 1 Linear Sensor Array with Hold

General Description

The TSL1410R linear sensor array consists of two sections of 640 photodiodes, each with associated charge amplifier circuitry, aligned to form a contiguous 1280 × 1 pixel array. The device incorporates a pixel data-hold function that provides simultaneous-integration start and stop times for all pixels. The pixels measure 63.5µm by 55.5µm with 63.5µm center-to-center spacing and 8µm spacing between pixels. Operation is simplified by internal logic that requires only a serial-input (SI) pulse and a clock.

The device is intended for use in a wide variety of applications including mark and code reading, OCR and contact imaging, edge detection and positioning, and optical encoding.

Ordering Information and Content Guide appear at end of datasheet.

Key Benefits & Features

The benefits and features of the TSL1410R Linear Sensor Array with Hold, are listed below:

Figure 1:
Added Value of Using TSL1410R


Benefits	Features
<ul style="list-style-type: none"> Provides High Density Pixel Count 	<ul style="list-style-type: none"> 1280 x 1 Sensor-Element Organization
<ul style="list-style-type: none"> Enables High Resolution Scanning 	<ul style="list-style-type: none"> 400 Dots-Per-Inch (DPI) Sensor Pitch
<ul style="list-style-type: none"> Enables Capacitive Threshold Sensing 	<ul style="list-style-type: none"> High Linearity and Uniformity
<ul style="list-style-type: none"> Provides Full Dynamic Range 	<ul style="list-style-type: none"> Rail-to-Rail Output Swing (AO)

- Wide Dynamic Range... 4000:1 (72dB)
- Output Referenced to Ground
- Low Image Lag... 0.5% Typ
- Operation to 8MHz
- Single 3V to 5V Supply
- No External Load Resistor Required
- Replacement for TSL1410

Block Diagram

The functional blocks of this device are shown below:

Figure 2:
TSL1410R Block Diagram



Detailed Description

The sensor consists of 1280 photodiodes, called pixels, arranged in a linear array. Light energy impinging on a pixel generates photocurrent that is then integrated by the active integration circuitry associated with that pixel.

During the integration period, a sampling capacitor connects to the output of the integrator through an analog switch. The amount of charge accumulated at each pixel is directly proportional to the light intensity on that pixel and the integration time.

The output and reset of the integrators are controlled by a 640-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI. Another signal, called HOLD, is generated from the rising edge of SI1 when SI1 and HOLD1 are connected together. This causes all 640 sampling capacitors to be disconnected from their respective integrators and starts an integrator reset period. As the SI pulse is clocked through the shift register, the charge stored on the sampling capacitors is sequentially connected to a charge-coupled output amplifier that generates a voltage on analog output AO. The integrator reset period ends 18 clock cycles after the SI pulse is clocked in. Then the next integration period begins. On the 640th clock rising edge, the SI pulse is clocked out on the SO1 pin (section 1) and becomes the SI pulse for section 2 (when SO1 is connected to SI2). The rising edge of the 641st clock cycle terminates the SO1 pulse, and returns the analog output AO of section 1 to high-impedance state. Similarly, SO2 is clocked out on the 1280th clock pulse. Note that a 1281st clock pulse is needed to terminate the SO2 pulse and return AO of Section 2 to the high-impedance state. If a minimum integration time is desired, the next SI pulse may be presented after a minimum delay of t_{qt} (pixel charge transfer time) after the 1281st clock pulse. Sections 1 and 2 may be operated in parallel or in serial fashion.

AO is an op amp-type output that does not require an external pull-down resistor. This design allows a rail-to-rail output voltage swing. With $V_{DD} = 5V$, the output is nominally 0V for no light input, 2V for normal white level, and 4.8V for saturation light level. When the device is not in the output phase, AO is in a high-impedance state.

The voltage developed at analog output (AO) is given by:

$$V_{\text{out}} = V_{\text{drk}} + (R_e) (E_e) (t_{\text{int}})$$

where:

- V_{out} is the analog output voltage for white condition
- V_{drk} is the analog output voltage for dark condition
- R_e is the device responsivity for a given wavelength of light given in $V/(\mu\text{J}/\text{cm}^2)$
- E_e is the incident irradiance in $\mu\text{W}/\text{cm}^2$
- t_{int} is integration time in seconds

A 0.1 μF bypass capacitor should be connected between V_{DD} and ground as close as possible to the device.

Pin Assignments

The TSL1410R pin assignments are described below:

Figure 3:
Pin Diagram of TSL1410R Package (Top View)




Figure 4:
Terminal Functions

Terminal		I/O	Description
Name	No.		
V _{PP}	1		Normally grounded
SI1	2	I	Serial input (section 1). SI1 defines the start of the data-out sequence.
HOLD1	3	I	Hold signal. HOLD1 shifts pixel data to parallel buffer. HOLD1 is normally connected to SI1 and HOLD2 in serial mode and to SI1 in parallel mode.
CLK1	4	I	Clock, section 1. CLK1 controls charge transfer, pixel output, and reset.
GND	5		Ground (substrate). All voltages are referenced to GND.
AO1	6	O	Analog output, section 1
SO1	7	O	Serial output (section 1). SO1 provides a signal to drive the SI2 input in serial mode.
SI2	8	I	Serial input (section 2). SI2 defines the start of the data-out sequence.
HOLD2	9	I	Hold signal. HOLD2 shifts pixel data to parallel buffer. HOLD2 is normally connected to SI2 in parallel mode.
CLK2	10	I	Clock, section 2. CLK2 controls charge transfer, pixel output, and reset.
SO2	11	O	Serial output (section 2). SO2 provides a signal to drive the SI input of another device for cascading or as an end-of-data indication.
AO2	12	O	Analog output, section 2
V _{DD}	13		Supply voltage for both analog and digital circuitry.

Absolute Maximum Ratings

Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5:
Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Symbol	Parameter	Min	Max	Unit
V_{DD}	Supply voltage range	-0.3	6	V
V_I	Input voltage range	-0.3	$V_{DD} + 0.3V$	V
I_{IK}	Input clamp current, ($V_I < 0$) or ($V_I > V_{DD}$)	-20	20	mA
I_{OK}	Output clamp current, ($V_O < 0$) or ($V_O > V_{DD}$)	-25	25	mA
V_O	Voltage range applied to any output in the high impedance or power-off state	-0.3	$V_{DD} + 0.3V$	V
I_O	Continuous output current, ($V_O = 0$ to V_{DD})	-25	25	mA
	Continuous current through V_{DD} or GND	-40	40	mA
I_O	Analog output current range	-25	25	mA
	Maximum light exposure at 638nm		5	mJ/cm ²
T_A	Operating free-air temperature range	-25	85	°C
T_{strg}	Storage temperature range	-25	85	°C
	Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260	°C

Electrical Characteristics

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 6:
Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Unit
V_{DD}	Supply voltage	3	5	5.5	V
V_I	Input voltage	0		V_{DD}	V
V_{IH}	High-level input voltage	$V_{DD} \times 0.7$		V_{DD}	V
V_{IL}	Low-level input voltage	0		$V_{DD} \times 0.3$	V
λ	Wavelength of light source	400		1100	nm
f_{clock}	Clock frequency	5		8000	kHz
t_{int}	Sensor integration time, serial ⁽¹⁾	0.17775		100	ms
t_{int}	Sensor integration time, parallel ⁽¹⁾	0.09775		100	ms
$t_{su(SI)}$	Setup time, serial input	20			ns
$t_{h(SI)}$	Hold time, serial input ⁽²⁾	0			ns
T_A	Operating free-air temperature	0		70	°C
C_L	Load capacitance			330	pF
R_L	Load resistance	300			Ω

Note(s):

1. Integration time is calculated as follows:

$$t_{int(min)} = (1280 - 18) \times \text{clock period} + 20\mu\text{s}$$

where 1280 is the number of pixels in series, 18 is the required logic setup clocks, and 20 μs is the pixel charge transfer time (t_{qt})

2. SI must go low before the rising edge of the next clock pulse.

Figure 7:
Electrical Characteristics at $f_{\text{clock}} = 1\text{MHz}$, $V_{\text{DD}} = 5\text{V}$, $T_{\text{A}} = 25^{\circ}\text{C}$, $\lambda_{\text{p}} = 640\text{nm}$, $t_{\text{int}} = 5\text{ms}$, $R_{\text{L}} = 330\Omega$, $E_{\text{e}} = 12.5\mu\text{W}/\text{cm}^2$ (unless otherwise noted) ⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{out}	Analog output voltage (white, average over 1280 pixels)	See note (2)	1.6	2	2.4	V
V_{drk}	Analog output voltage (dark, average over 1280 pixels)	$E_{\text{e}} = 0$	0	0.1	0.3	V
PRNU	Pixel response nonuniformity	See note (3)			$\pm 20\%$	
	Nonlinearity of analog output voltage	See note (4)		$\pm 0.4\%$		
	Output noise voltage	See note (5)		1		mVrms
R_{e}	Responsivity	See note (6)	20	30	38	V/ ($\mu\text{J}/\text{cm}^2$)
V_{sat}	Analog output saturation voltage	$V_{\text{DD}} = 5\text{V}$, $R_{\text{L}} = 330\Omega$	4.5	4.8		V
		$V_{\text{DD}} = 3\text{V}$, $R_{\text{L}} = 330\Omega$	2.5	2.8		
SE	Saturation exposure	$V_{\text{DD}} = 5\text{V}$ ⁽⁷⁾		155		nJ/cm ²
		$V_{\text{DD}} = 3\text{V}$ ⁽⁷⁾		90		
DSNU	Dark signal nonuniformity	All pixels, $E_{\text{e}} = 0$ ⁽⁸⁾		0.05	0.15	V
IL	Image lag	See note (9)		0.5%		
I_{DD}	Supply current	$V_{\text{DD}} = 5\text{V}$, $E_{\text{e}} = 0$		30	45	mA
		$V_{\text{DD}} = 3\text{V}$, $E_{\text{e}} = 0$		25	40	

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{IH}	High-level input current	$V_I = V_{DD}$			10	μA
I_{IL}	Low-level input current	$V_I = 0$			10	μA
C_i	Input capacitance, SI			25		pF
C_i	Input capacitance, CLK			25		pF

Note(s):

- All measurements made with a $0.1\mu\text{F}$ capacitor connected between V_{DD} and ground.
- The array is uniformly illuminated with a diffused LED source having a peak wavelength of 640nm.
- PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated at the white irradiance level. PRNU includes DSNU.
- Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).
- RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period.
- $R_{e(\min)} = [V_{\text{out}(\min)} - V_{\text{drk}(\max)}] \div (E_e \times t_{\text{int}})$
- $SE_{(\min)} = [V_{\text{sat}(\min)} - V_{\text{drk}(\min)}] \times (E_e \times t_{\text{int}}) \div [V_{\text{out}(\max)} - V_{\text{drk}(\min)}]$
- DSNU is the difference between the maximum and minimum output voltage for all pixels in the absence of illumination.
- Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition:

$$IL = \frac{V_{\text{out(IL)}} - V_{\text{drk}}}{V_{\text{out(white)}} - V_{\text{drk}}} \times 100$$

Figure 8:
Timing Requirements (see Figure 10 and Figure 11)

Symbol	Parameter	Min	Nom	Max	Unit
$t_{su(SI)}$	Setup time, serial input ⁽¹⁾	20			ns
$t_{h(SI)}$	Hold time, serial input ^{(1), (2)}	0			ns
$t_{pd(SO)}$	Propagation delay time, SO		50		ns
t_w	Pulse duration, clock high or low	50			ns
t_r, t_f	Input transition (rise and fall) time	0		500	ns
t_{qt}	Pixel charge transfer time	20			μ s

Note(s):

1. Input pulses have the following characteristics: $t_r = 6$ ns, $t_f = 6$ ns.
2. SI must go low before the rising edge of the next clock pulse.

Figure 9:
Dynamic Characteristics over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (see Figure 16 and Figure 17)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t_s	Analog output settling time to $\pm 1\%$	$R_L = 330\Omega, C_L = 50$ pF		120		ns
$t_{pd(SO)}$	Propagation delay time, SO1, SO2			50		ns

Typical Characteristics

Figure 10:
Timing Waveforms (Serial Connection)




Figure 11:
Operational Waveforms (Each Section)




Figure 12:
Photodiode Spectral Responsivity




Figure 13:
Normalized Idle Supply Current vs. Free-Air Temperature




Figure 14:
White Output Voltage vs. Free-Air Temperature




Figure 15:
Dark Output Voltage vs. Free-Air Temperature




Figure 16:
Settling Time vs. Load






Figure 17:
Settling Time vs. Load



Application Information

Figure 18:
Operational Connections



Integration Time

The integration time of the linear array is the period during which light is sampled and charge accumulates on each pixel's integrating capacitor. The flexibility to adjust the integration period is a powerful and useful feature of the **ams** TSL14xx linear array family. By changing the integration time, a desired output voltage can be obtained on the output pin while avoiding saturation for a wide range of light levels.

The integration time is the time between the SI (Start Integration) positive pulse and the HOLD positive pulse minus the 18 setup clocks. The TSL14xx linear array is normally configured with the SI and HOLD pins tied together. This configuration will be assumed unless otherwise noted. Sending a high pulse to SI (observing timing rules for setup and hold to clock edge) starts a new cycle of pixel output and integration setup. However, a minimum of $(n+1)$ clocks, where n is the number of pixels, must occur before the next high pulse is applied to SI. It is not necessary to send SI immediately on/after the $(n+1)$ clocks. A wait time adding up to a maximum total of 100ms between SI pulses can be added to increase the integration time creating a higher output voltage in low light applications.

Each pixel of the linear array consists of a light-sensitive photodiode. The photodiode converts light intensity to a voltage. The voltage is sampled on the Sampling Capacitor by closing switch S2 (position 1) (see [Figure 2](#) on page 2). Logic controls the resetting of the Integrating Capacitor to zero by closing switch S1 (position 2).

At SI input, all of the pixel voltages are simultaneously scanned and held by moving S2 to position 2 for all pixels. During this event, S2 for pixel 1 is in position 3. This makes the voltage of pixel 1 available on the analog output. On the next clock, S2 for pixel 1 is put into position 2 and S2 for pixel 2 is put into position 3 so that the voltage of pixel 2 is available on the output.

Following the SI pulse and the next 17 clocks after the SI pulse is applied, the S1 switch for all pixels remains in position 2 to reset (zero out) the integrating capacitor so that it is ready to begin the next integration cycle. On the rising edge of the 19th clock, the S1 switch for all the pixels is put into position 1 and all of the pixels begin a new integration cycle.

The first 18 pixel voltages are output during the time the integrating capacitor is being reset. On the 19th clock following an SI pulse, pixels 1 through 18 have switch S2 in position 1 so that the sampling capacitor can begin storing charge. For the period from the 19th clock through the n^{th} clock, S2 is put into position 3 to read the output voltage during the n^{th} clock. On the next clock the previous pixel S2 switch is put into position 1 to start sampling the integrating capacitor voltage. For

example, S2 for pixel 19 moves to position 1 on the 20th clock. On the $n+1$ clock, the S2 switch for the last (n^{th}) pixel is put into position 1 and the output goes to a high-impedance state.

If a SI was initiated on the $n+1$ clock, there would be no time for the sampling capacitor of pixel n to charge to the voltage level of the integrating capacitor. The minimum time needed to guarantee the sampling capacitor for pixel n will charge to the voltage level of the integrating capacitor is the charge transfer time of $20\mu\text{s}$. Therefore, after $n+1$ clocks, an extra $20\mu\text{s}$ wait must occur before the next SI pulse to start a new integration and output cycle.

The minimum integration time for any given array is determined by time required to clock out all the pixels in the array and the time to discharge the pixels. The time required to discharge the pixels is a constant. Therefore, the minimum integration period is simply a function of the clock frequency and the number of pixels in the array. A slower clock speed increases the minimum integration time and reduces the maximum light level for saturation on the output. The minimum integration time shown in this data sheet is based on the maximum clock frequency of 8MHz.

The minimum integration time can be calculated from the equation:

$$T_{\text{int}(\text{min})} = \left(\frac{1}{\text{maximum clock frequency}} \right) \times (n - 18)\text{pixels} + 20\mu\text{s}$$

where:

n is the number of pixels

In the case of the TSL1410R with the maximum clock frequency of 8MHz, the minimum integration time would be:

$$T_{\text{int}(\text{min})} = 0.125\mu\text{s} \times (640 - 18) + 20\mu\text{s} = 97.75\mu\text{s}$$

It is good practice on initial power up to run the clock ($n+1$) times after the first SI pulse to clock out indeterminate data from power up. After that, the SI pulse is valid from the time following ($n+1$) clocks. The output will go into a high-impedance state after the $n+1$ high clock edge. It is good practice to leave the clock in a low state when inactive because the SI pulse required to start a new cycle is a low-to-high transition.

The integration time chosen is valid as long as it falls in the range between the minimum and maximum limits for integration time. If the amount of light incident on the array during a given integration period produces a saturated output (Max Voltage output), then the data is not accurate. If this occurs, the integration period should be reduced until the analog output voltage for each pixel falls below the saturation level. The goal of reducing the period of time the light sampling window is active is to lower the output voltage level to prevent saturation. However, the integration time must still be greater than or equal to the minimum integration period.


If the light intensity produces an output below desired signal levels, the output voltage level can be increased by increasing the integration period provided that the maximum integration time is not exceeded. The maximum integration time is limited by the length of time the integrating capacitors on the pixels can hold their accumulated charge. The maximum integration time should not exceed 100ms for accurate measurements.

It should be noted that the data from the light sampled during one integration period is made available on the analog output during the next integration period and is clocked out sequentially at a rate of one pixel per clock period. In other words, at any given time, two groups of data are being handled by the linear array: the previous measured light data is clocked out as the next light sample is being integrated.

Although the linear array is capable of running over a wide range of operating frequencies up to a maximum of 8MHz, the speed of the A/D converter used in the application is likely to be the limiter for the maximum clock frequency. The voltage output is available for the whole period of the clock, so the setup and hold times required for the analog-to-digital conversion must be less than the clock period.

Mechanical Information


Figure 19:
TSL1410R Mechanical Specifications



Note(s):

1. All linear dimensions are in inches (millimeters).
2. Pixel centers are in line with center line of mounting holes.
3. The gap between the individual sensor dies in the array is 57µm typical (51µm minimum and 75µm maximum).
4. This drawing is subject to change without notice.

Figure 20:
Edge Pixel Layout Dimensions



Note(s):

1. All linear dimensions are in micrometers.
2. Spacing between outside pixels of adjacent die is typical.
3. Die-to-die spacing.
4. This drawing is subject to change without notice.

Ordering & Contact Information

Figure 21:
Ordering Information

Ordering Code	Type	Delivery Form	Delivery Quantity
TSL1410R	1280 x 1 Array	Tray	20 pcs/tray

Buy our products or get free samples online at:

www.ams.com/ICdirect

Technical Support is available at:

www.ams.com/Technical-Support

Provide feedback about this document at:

www.ams.com/Document-Feedback

For further information and requests, e-mail us at:

ams_sales@ams.com

For sales offices, distributors and representatives, please visit:

www.ams.com/contact

Headquarters

ams AG

Tobelbaderstrasse 30

8141 Premstaetten

Austria, Europe

Tel: +43 (0) 3136 500 0

Website: www.ams.com

RoHS Compliant & ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

Document Status

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs

Revision Information

Changes from 043E (2007-Apr) to current revision 1-00 (2016-May-13)	Page
Content of TAOS datasheet was converted to the latest ams design	
Updated Key Benefits & Features	1
Updated Ordering Information	22

Note(s):

1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
2. Correction of typographical errors is not explicitly mentioned.

Content Guide

1	General Description
1	Key Benefits & Features
2	Block Diagram
3	Detailed Description
5	Pin Assignments
7	Absolute Maximum Ratings
8	Electrical Characteristics
12	Typical Characteristics
16	Application Information
17	Integration Time
20	Mechanical Information
22	Ordering & Contact Information
23	RoHS Compliant & ams Green Statement
24	Copyrights & Disclaimer
25	Document Status
26	Revision Information