

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the



August 2015

Dual N & P-Channel PowerTrench[®] MOSFET N-Channel: 150 V, 27 A, 30 m Ω P-Channel: -150 V, -2.2 A, 1200 m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 30 m Ω at V_{GS} = 10 V, I_D = 6.2 A
- Max $r_{DS(on)}$ = 41 m Ω at V_{GS} = 6 V, I_D = 5.2 A

Q2: P-Channel


- Max $r_{DS(on)}$ = 1200 m Ω at V_{GS} = -10 V, I_D = -1 A
- Max $r_{DS(on)}$ = 1400 m Ω at V_{GS} = -6 V, I_D = -0.9 A
- Optimised for active clamp forward converters
- RoHS Compliant

General Description

These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench[®] process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance. Shrinking the area needed for implementation of active clamp topology; enabling best in class power density.

Applications

- DC-DC Converter
- Active Clamp



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Q1	Q2	Units			
V _{DS}	Drain to Source Voltage			150	-150	V			
V _{GS}	Gate to Source Voltage			±20	±25	V			
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	27	-2.2				
	Drain Current -Continuous	T _C = 100 °C	(Note 5)	17	-1.4	•			
D	-Continuous	T _A = 25 °C 6.2		6.2 ^{1a}	-1 ^{1b}	- A			
	-Pulsed		(Note 4)	143	-8.8				
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	216	6	mJ			
P _D	Power Dissipation for Single Operation	T _A = 25 °C		2.3 ^{1a}	2.3 ^{1b}				
	Power Dissipation for Single Operation	T _A = 25 °C		0.9 ^{1c}	0.9 ^{1d}	W			
	Power Dissipation for Single Operation	T _C = 25 °C		50	12.5				
T _J , T _{STG}	Operating and Storage Junction Temperatu	re Range		-55 to	+150	°C			

Thermal Characteristics

$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	55 ^{1a}	55 ^{1b}	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	138 ^{1c}	138 ^{1d}	°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	2.5	10	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8095AC	FDMS8095AC	Power 56	13"	12 mm	3000 units

1

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	cteristics						1
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, V_{GS} = 0 \ V$ $I_D = -250 \ \mu A, V_{GS} = 0 \ V$	Q1 Q2	150 -150			V
ΔΒV _{DSS} ΔΤ _J	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25 °C I_D = -250 µA, referenced to 25 °C	Q1 Q2		103 122		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 120 V, V_{GS} = 0 V$ $V_{DS} = -120 V, V_{GS} = 0 V$	Q1 Q2			1 -1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 V, V_{DS} = 0 V$ $V_{GS} = \pm 25 V, V_{DS} = 0 V$	Q1 Q2			±100 ±100	nA nA
On Chara	cteristics	+ · · · ·					
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 250 μA V _{GS} = V _{DS} , I _D = -250 μA	Q1 Q2	2.0 -2.0	3.2 -3.2	4.0 -4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25 °C I_D = -250 µA, referenced to 25 °C	Q1 Q2		-11 -6		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 6.2 \text{ A}$ $V_{GS} = 6 \text{ V}, I_D = 5.2 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.2 \text{ A}, T_J = 125 ^{\circ}\text{C}$	Q1		25 33 48	30 41 58	- mΩ
		$V_{GS} = -10 V, I_D = -1 A$ $V_{GS} = -6 V, I_D = -0.9 A$ $V_{GS} = -10 V, I_D = -1 A, T_J = 125 °C$	Q2		840 940 1520	1200 1400 2171	
9 _{FS}	Forward Transconductance	$V_{DD} = 10 V, I_D = 6.2 A$ $V_{DD} = -10 V, I_D = -1 A$	Q1 Q2		19 0.75		S
Dynamic	Characteristics						
C _{iss}	Input Capacitance	Q1 V _{DS} = 75 V, V _{GS} = 0 V, f = 1 MHZ	Q1 Q2		1441 162	2020 230	pF
C _{oss}	Output Capacitance	Q2	Q1 Q2		127 13	180 25	pF
C _{rss}	Reverse Transfer Capacitance	V _{DS} = -75 V, V _{GS} = 0 V, f = 1 MHZ	Q1 Q2		4.4 0.6	10 5	pF
R _g	Gate Resistance		Q1 Q2	0.1 0.1	1.3 3.3	3.3 8.3	Ω
Switching	y Characteristics						
t _{d(on)}	Turn-On Delay Time	Q1	Q1 Q2		12 5.2	22 11	ns
t _r	Rise Time	V_{DD} = 75 V, I _D = 6.2 A, V _{GS} = 10 V, R _{GEN} = 6 Ω	Q1 Q2		2.7 1.6	10 10	ns
t _{d(off)}	Turn-Off Delay Time		Q1 Q2		18 7.4	33 15	ns
t _f	Fall Time	$V_{GS} = -10$ V, $R_{GEN} = 6 \Omega$	Q1 Q2		4 6.3	10 13	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$ $V_{GS} = 0 V \text{ to } -10 V$ $V_{DQ} = 75 V$	Q1 Q2		21 2.8	30 4	nC
Q _{g(TOT)}	Total Gate Charge	$\begin{array}{c} V_{GS} = 0 \ V \ to \ -10 \ V \\ V_{GS} = 0 \ V \ to \ 6 \ V \\ V_{GS} = 0 \ V \ to \ 6 \ V \\ I_D = 6.2 \ A \end{array}$	Q1 Q2		13 1.8	19 2.6	nC
Q _{gs}	Gate to Source Charge	Q2	Q1 Q2		6.7 0.8		nC
Q _{gd}	Gate to Drain "Miller" Charge	- V _{DD} = -75 V I _D = -1 A	Q1 Q2		3.9 0.7		nC


2

FDMS8095AC Dual N & P-Cha
Dual N
N & I
n£
nel PowerTrench [®] I
[®] MOSFET

Symbol	Parameter	Test Conditions		Туре	Min	Тур	Max	Units
Drain-Sou	urce Diode Characteristics							
V _{SD}	Source-Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 6.2 A$ $V_{GS} = 0 V, I_S = -1 A$	(Note 2) (Note 2)	Q1 Q2		0.8 -0.9	1.3 -1.3	V
t _{rr}	Reverse Recovery Time	Q1 I _F = 6.2 A, di/dt = 100 A/s		Q1 Q2		69 44	111 71	ns
Q _{rr}	Reverse Recovery Charge	Q2 I _F = -1 A, di/dt = 100 A/s		Q1 Q2		106 68	170 109	nC

Notes:

1. R_{0JA} is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0CA} is determined by the user's board design.




2. Pulse Test: Pulse Width < 300 $\ \mu\text{s},$ Duty cycle < 2.0%.


3. Q1: E_{AS} of 216 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 12 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% test at L = 0.3 mH, I_{AS} = 28 A. Q2: E_{AS} of 6 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = -2 A, V_{DD} = -150 V, V_{GS} = -10 V. 100% test at L = 0.3 mH, I_{AS} = -6.9 A.


4. Pulsed Id please refer to Fig 11 SOA graph for more details.

5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.












6








FDMS8095AC Dual N & P-Channel PowerTrench[®] MOSFET












RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY.
- E. DRAWING FILENAME: MKT-MLP08Zrev1.



BOTTOM VIEW

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC