X9260

OBSOLETE PRODUCT OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT ISI 22424

Dual Supply/Low Power/256-Tap/SPI bus

August 29, 2006

FN8170.3

Dual Digitally-Controlled (XDCP™) Potentiometers

FEATURES

- Dual–Two Separate Potentiometers
- 256 Resistor Taps/pot-0.4% Resolution
- SPI Serial Interface for Write, Read, and Transfer Operations of the Potentiometer
- Wiper Resistance, 100 Ω typical @ V+ = 5V, V- = -5V
- 4 Nonvolatile Data Registers for Each Potentiometer
- Nonvolatile Storage of Multiple Wiper Positions
- Power-on Recall. Loads Saved Wiper Position on Power-up.
- Standby Current <5µA Max
- V_{CC}: 2.7V to 5.5V Operation
- 50k Ω , 100k Ω Versions of End to End Resistance
- 100 yr. Data Retention
- Endurance: 100,000 Data Changes per Bit per Register
- 24 Ld SOIC
- Low Power CMOS
- Power Supply $V_{CC} = 2.7V$ to 5.5V

V+ = 2.7V to 5.5V V- = -2.7V to -5.5V

• Pb-Free Plus Anneal Available (RoHS Compliant)


FUNCTIONAL DIAGRAM

DESCRIPTION

The X9260 integrates 2 digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four nononvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Power-up recalls the contents of the default Data Register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.




Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	POTENTIOMETER ORGANIZATION (kΩ)	TEMPERATURE RANGE (°C)	PACKAGE	PKG. DWG. #
X9260TS24I	X9260TS I	5 ±10%	100	-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9260TS24IZ (Note)	X9260TS ZI			-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9260US24	X9260US		50	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9260US24Z (Note)	X9260US Z			0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9260TS24I-2.7	X9260TS G	2.7 to 5.5	100	-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9260TS24IZ-2.7 (Note)	X9260TS ZG	-		-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9260US24-2.7	X9260US F		50	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9260US24Z-2.7 (Note)	X9260US ZF			0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3

*Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

DETAILED FUNCTIONAL DIAGRAM



CIRCUIT LEVEL APPLICATIONS

- Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- · Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

SYSTEM LEVEL APPLICATIONS

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

PIN CONFIGURATION

 SOIC	
1 2 3 4 5 5 7 X9260 3	24 HOLD 23 SCK 22 NC 21 NC 20 V- 18 VSS 17 R _{H1} 16 R _{H1} 15 RL1 14 A1 13 SI

PIN ASSIGNMENTS

Pin (SOIC)	Symbol	Function
1	SO	Serial Data Output for SPI bus
2	A0	Device Address for SPI bus.
3	NC	No Connect.
4	NC	No Connect.
5	NC	No Connect.
6	V+	Analog Supply Voltage (Positive)
7	V _{CC}	System Supply Voltage
8	R _{L0}	Low Terminal for Potentiometer 0.
9	R _{H0}	High Terminal for Potentiometer 0.
10	R _{W0}	Wiper Terminal for Potentiometer 0.
11	CS	Device Address for SPI bus.
12	WP	Hardware Write Protect
13	SI	Serial Data Input for SPI bus
14	A1	Device Address for SPI bus.
15	R _{L1}	Low Terminal for Potentiometer 1.
16	R _{H1}	High Terminal for Potentiometer 1.
17	R _{W1}	Wiper Terminal for Potentiometer 1.
18	V _{SS}	System Ground
19	V-	Analog Supply Voltage (Negative)
20	NC	No Connect
21	NC	No Connect
22	NC	No Connect
23	SCK	Serial Clock for SPI bus
24	HOLD	Device select. Pause the SPI serial bus.

PIN DESCRIPTIONS

Bus Interface Pins

SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

SERIAL INPUT

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9260.

HOLD (HOLD)

HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

DEVICE ADDRESS (A1 - A0)

The address inputs are used to set the 4-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9260.

CHIP SELECT (CS)

When \overline{CS} is HIGH, the X9260 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the

standby state. \overline{CS} LOW enables the X9260, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on \overline{CS} is required prior to the start of any operation.

Potentiometer Pins

R_H, R_L

The R_H and R_L pins are equivalent to the terminal connections on a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of R_H and R_L such that R_{H0} and R_{L0} are the terminals of POT 0 and so on.

Rw

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of R_W such that R_{W0} is the terminals of POT 0 and so on.

Supply Pins

SYSTEM SUPPLY VOLTAGE (V_{CC}) AND SUPPLY GROUND (V_{SS})

The V_{CC} pin is the system supply voltage. The V_{SS} pin is the system ground.

Analog Supply Voltages (V+ and V-)

These supplies are the analog voltage supplies for the potentiometer. The V+ supply is tied to the wiper switches while the V- supply is used to bias the switches and the internal P+ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer.

Other Pins

NO CONNECT

No connect pins should be left floating. This pins are used for Intersil manufacturing and testing purposes.

HARDWARE WRITE PROTECT INPUT (WP)

The \overline{WP} pin when LOW prevents nonvolatile writes to the Data Registers.

PRINCIPLES OF OPERATION

Serial Interface

The X9260 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. CS must be LOW and the HOLD and WP pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9260 is comprised of a resistor array (See Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (R_H and R_L inputs).


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (R_W) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (See Table 1).

Power-up and Down Requirements.

At all times, the voltages on the potentiometer pins must be less than V+ and more than V-. During power-up and power-down, VCC, V+, and V- must reach their final values within 1msecs of each other. The V_{CC} ramp rate spec is always in effect.

Figure 1. Detailed Potentiometer Block Diagram



DEVICE DESCRIPTION

Wiper Counter Register (WCR)

The X9260 contains two Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction (See Instruction section for more details). Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9260 is powereddown. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR.

Data Registers (DR)

Each potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bits [7:0] are used to store one of the 256 wiper positions or data $(0\sim255)$.

Status Register (SR)

This 1-bit Status Register is used to store the system status.

WIP: Write In Progress status bit, read only.

- When WIP = 1, indicates that high-voltage write cycle is in progress.
- When WIP = 0, indicates that no high-voltage write cycle is in progress.

ble 5. Wiper Counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).

WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V
(MSB)							(LSB)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NV							
MSB							LSB

DEVICE DESCRIPTION

Instructions

13

(MSB)

IDENTIFICATION BYTE (ID AND A)

Table 3. Identification Byte Format

12

The first byte sent to the X9260 from the host, following a CS going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9260; this is fixed as 0101[B] (refer to Table 3).

The AD[3:0] bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A3 - A0 input pins. The slave address is externally specified by the user. The X9260 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9260 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 - A0 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} .

INSTRUCTION BYTE (I[3:0])

0

RA

P0

(LSB)

The next byte sent to the X9260 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[3:0]). The RB and RA bits point to one of the four Data Registers of each associated XDCP. The least significant bit points to one of two Wiper Counter Registers or Pots.The format is shown below in Table 4.

Device Type Identifier Slave Address ID3 ID2 ID1 ID0 A3 A2 A1 A0 0 1 0 1 (MSB) (LSB) **Table 4. Instruction Byte Format** Data Pot Selection Instruction Register Opcode Selection (WCR Selection)

RB

10

11

DEVICE DESCRIPTION

Instructions

Four of the ten instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected potentiometer,
- Write Wiper Counter Register change current wiper position of the selected potentiometer,
- Read Data Register read the contents of the selected Data Register;
- Write Data Register write a new value to the selected Data Register.
- Read Status This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The basic sequence of the three byte instructions is illustrated in Figure 3. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by t_{WRL} . A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register. The Read Status Register instruction is the only unique format (See Figure 5).

Four instructions require a two-byte sequence to complete. These instructions transfer data between the host and the X9260; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter
 Register This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data Register – This transfers the contents of all Wiper Counter Registers to the specified associated Data Registers.

INCREMENT/DECREMENT COMMAND

The final command is Increment/Decrement (See Figures 6 and 7). The Increment/Decrement command is different from the other commands. Once the command is issued and the X9260 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the R_H terminal. Similarly, for each SCL clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the R_L terminal. A detailed illustration of the sequence and timing for this operation are shown. See Instruction format for more details.

Figure 2. Two-Byte Instruction Sequence




Figure 3. Three-Byte Instruction Sequence (Write)





Figure 4. Three-Byte Instruction Sequence (Read)








Figure 6. Increment/Decrement Instruction Sequence




Figure 7. Increment/Decrement Timing Limits




Table 5. Instruction Set

			Ir	stru	ction	Set			
Instruction	13	12	I 1	10	RB	RA	0	P0	Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Counter Register pointed to by P0
Write Wiper Counter Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Counter Register pointed to by P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P0 and RB - RA
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P0 and RB - RA
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P0 and RB - RA to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Counter Register pointed to by P0 to the Data Register pointed to by RB - RA
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by RB - RA of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by RB - RA of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P0

Note: 1/0 = data is one or zero

INSTRUCTION FORMAT

Read Wiper Counter Register (WCR)

CS			e Ty tifie	•	А		evice ress			istru Opc			А		'CR 'ess	es	(5	۱ Sen	Nip t by					D)	CS
Falling Edge	0	1	0	1	0	0	A1	A0	1	0	0	1	0	0	0	P0	W C R 7	W C R 6	WCR5	W C R 4	W C R 3	W C R 2	W C R 1	W C R O	

Write Wiper Counter Register (WCR)

			e Ty tifie	-	А		evice ress				uctic code		Α		CR ess	es		(Se	D nt b		Byt lost		SI)		CS
Falling Edge	0	1	0	1	0	0	A1	A0	1	0	1	0	0	0	0	P0	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1	W C R 0	

Read Data Register (DR)

CS Falling			e Ty tifie	•	A		evice resse			istru Opc				R and Addre			(5	Sent			By 271		SC	D)	
Edge	0	1	0	1	0	0	A1	A0	1	0	1	1	RB	RA	0	P0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Rising Edge

Write Data Register (DR)

CS		evice den	•	•	A		evice ress				uctio code			R and Addre			(Sei		ata y H	,		SI))	CS	TAGE	
Falling Edge	0	1	0	1	0	0	A1	A0	1	1	0	0	RB	RA	0	P0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Rising Edge	HIGH-VOL	

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling		evice den	,	•	A		evice resse			_	uctic code		A	DR ddres	ses	5	CS Rising
Edge	0	1	0	1	0	0	A1	A0	0	0	0	1	RB	RA	0	0	Edge

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS	ng Identifier			De	evice		In	stru	uctio	on		DR	ł		CS			
Falling			Α	١dd	ress	es	(Эрс	ode	Э	A	ddres	sses	S	Rising	HIGH-VOLTAGE WRITE CYCLE		
Edge	0	1	0	1	0	0	A1	A0	1	0	0	0	RB	RA	0	0	Edge	

Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling	De I	vice den		•	Addresses				stru Opc			-	R and	-		CS Rising	HIGH-VOLTAGE WRITE CYCLE	
Edge	0	1	0	1	0	0	A1	A0	1	1	1	0	RB	RA	0	P0	Edge	

Transfer Data Register (DR) to Wiper Counter Register (WCR)

\overline{CS} Falling			e Ty tifie	•	A		evice ress			_	ictio ode			R and			CS Rising
Edge	0	1	0	1	0	0	A1	A0	1	1	0	1	RB	RA	0	P0	Edge

Increment/Decrement Wiper Counter Register

CS	De	evic	е Ту	ре	Device			In	stru	uctio	on		W	CR			Incre	eme	ent/E	Deci	rem	ent		CS	
Falling	I	lder	ntifie	r	A	Addresses		(Орс	ode	Э	A	ddr	ess	es	(Sent	by I	Mas	ter	on	SDA)	Rising	
Edge	0	1	0	1	0	0	A1	A0	0	0	1	0	Х	Х	0	P0	I/D	I/D	•	•		•	I/D	I/D	Edge

(WCR)

Read Status Register (SR)

CS	De	evice	е Ту	'nе		De	evice	;	In	stru	uctio	on		W	CR					Dat	a B	yte			CS
Falling	Identifier Addresses		(Эрс	code	Э	A	ddre	ess	es		(Se	ent l	by X	(926	60 c	on S	iO)	Rising						
Edge	0	1	0	1	0	0	A1	A0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	WIP	Edge

Notes: (1) "A1 ~ A0": stands for the device addresses sent by the master.

(2) WPx refers to wiper position data in the Counter Register

(2) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).

(3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

ABSOLUTE MAXIMUM RATINGS

Temperature under bias65 to +135°C Storage temperature65 to +150°C
Voltage on SCK, SCL or any address input
with respect to V _{SS} 1V to +7V
Voltage on V+ (referenced to V _{SS})10V
Voltage on V- (referenced to V _{SS})10V
(V+) - (V-)
Any V _H /R _H V+
Any V _L /R _L V-
Lead temperature (soldering, 10 seconds)+300°C
I _W (10 seconds)±6mA

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V _{CC}) ⁽⁴⁾ Limits
X9260	5V ± 10%
X9260-2.7	2.7V to 5.5V
	1
V+	2.7V to 5.5V
V-	-2.5V to -5.5V

				Lin	nits		
Symbol	Paramet	er	Min.	Тур.	Max.	Unit	Test Conditions
	End to end resistand	е			±20	%	
	Power rating				50	mW	25°C, each pot
IW	Wiper current				±3	mA	
R _W	Wiper resistance				250	Ω	Wiper current = \pm 1mA, V+ = 3V; V- = -3V
R _W	Wiper resistance				150	Ω	Wiper current = \pm 1mA, V+ = 3V; V- = -3V
Vv+	Voltage on V+ pin	X9260	+4.5		+5.5	V	
		X9260-2.7	+2.7		+5.5		
Vv-	Voltage on V- pin	X9260	-5.5		-4.5	V	
		X9260-2.7	-5.5		-2.7		
VTERM	Voltage on any V _H /F pin	R _H or V _L /R _L	V-		V+	V	
	Noise			-120		dBV	Ref: 1kHz
	Resolution ⁽⁴⁾			0.4		%	
	Absolute linearity (1)				±1	MI ⁽³⁾	V _{w(n)(actual)} - V _{w(n)(expected)}
	Relative linearity ⁽²⁾			±0.6	MI ⁽³⁾	$V_{w(n + 1)} - [V_{w(n) + MI}]$	
	Temperature coeffic		±300		ppm/°C		
	Ratiometric Temperature Coefficient				±20	ppm/°C	
$C_H/C_L/C_W$	Potentiometer Capa	citances		10/10/25		pF	See Circuit #3

POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. (3) MI = RTOT / 255 or $(R_H - R_L)$ / 255, single pot

(4) During power-up $V_{CC} > V_H, V_L, \text{ and } V_W.$ (5) n = 0, 1, 2, ...,255; m =0, 1, 2, ..., 254.

			Li	mits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} supply current (active)			400	μA	f_{SCK} = 2.5 MHz, SO = Open, V _{CC} = 6V Other Inputs = V _{SS}
I _{CC2}	V _{CC} supply current (nonvolatile write)		1	5	mA	f_{SCK} = 2.5MHz, SO = Open, V _{CC} = 6V Other Inputs = V _{SS}
I _{SB}	V _{CC} current (standby)			5	μΑ	$\frac{SC}{CS} = SI = V_{SS}, \text{ Addr.} = V_{SS}, \\ CS = V_{CC} = 6V$
ILI	Input leakage current			10	μA	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}
VIH	Input HIGH voltage	V _{CC} x 0.7		V _{CC} + 1	V	
VIL	Input LOW voltage	-1		V _{CC} x 0.3	V	
V _{OL}	Output LOW voltage			0.4	V	I _{OL} = 3mA
V _{OH}	Output HIGH voltage	V _{CC} - 0.8			V	$I_{OH} = -1mA, V_{CC} \ge +3V$
V _{OH}	Output HIGH voltage	V _{CC} - 0.4			V	I_{OH} = -0.4mA, $V_{CC} \le +3V$

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	years

CAPACITANCE

Symbol	Test		Units	Test Conditions
C _{OUT} ⁽⁶⁾	Output capacitance (SO)	8	pF	$V_{OUT} = 0V$
C _{IN} ⁽⁶⁾	Input capacitance (A0, A1, SI, CS, WP, HOLD, and SCK)	6	pF	$V_{IN} = 0V$

POWER-UP TIMING

Symbol	Parameter	Min.	Max.	Units
t _r V _{CC} ⁽⁶⁾	V _{CC} Power-up rate	0.2	50	V/ms
tPUR ⁽⁷⁾	Power-up to initiation of read operation		1	ms

POWER-UP AND DOWN REQUIREMENTS

The are no restrictions on the sequencing of the bias supplies V_{CC} , V+, and V- provided that all three supplies reach their final values within 1msec of each other. At all times, the voltages on the potentiometer pins must be less than V+ and more than V-. The recall of the wiper position from nonvolatile memory is not in effect until all supplies reach their final value. The V_{CC} ramp rate spec is always in effect.


A.C. TEST CONDITIONS

Input Pulse Levels	V_{CC} x 0.1 to V_{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

Notes: (6) This parameter is not 100% tested

(7) t_{PUR} and t_{PUW} are the delays required from the time the (last) power supply (V_{CC}-) is stable until the specific instruction can be issued. These parameters are not 100% tested.

EQUIVALENT A.C. LOAD CIRCUIT



AC TIMING

Symbol	Parameter	Min.	Max.	Units
fscк	SSI/SPI clock frequency		2	MHz
tCYC	SSI/SPI clock cycle rime	500		ns
t _{WH}	SSI/SPI clock high rime	200		ns
t _{WL}	SSI/SPI clock low time	200		ns
t _{LEAD}	Lead time	250		ns
t _{LAG}	Lag time	250		ns
t _{SU}	SI, SCK, HOLD and CS input setup time	50		ns
t _H	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input hold time	50		ns
t _{RI}	SI, SCK, HOLD and CS input rise time		2	μS
t _{FI}	SI, SCK, HOLD and CS input fall time		2	μS
t _{DIS}	SO output disable time	0	250	ns
t _V	SO output valid time		200	ns
t _{HO}	SO output hold time	0		ns
t _{RO}	SO output rise time		100	ns
t _{FO}	SO output fall time		100	ns
^t HOLD	HOLD time	400		ns
t _{HSU}	HOLD setup time	100		ns
tнн	HOLD hold time	100		ns
t _{HZ}	HOLD low to output in high Z		100	ns
t _{LZ}	HOLD high to output in low Z		100	ns
Τ _Ι	Noise suppression time constant at SI, SCK, HOLD and CS inputs		10	ns
t _{CS}	CS deselect time	2		μS
tWPASU	WP, A0 setup time	0		ns
tWPAH	WP, A0 hold time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Units
t _{WR}	High-voltage write cycle time (store instructions)	5	10	ms

XDCP TIMING


Symbol	Parameter		Max.	Units
twrpo	Wiper response time after the third (last) power supply is stable	5	10	μs
t _{WRL}	Wiper response time after instruction issued (all load instructions)	5	10	μs

SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

TIMING DIAGRAMS


Input Timing




Output Timing




Hold Timing



XDCP Timing (for All Load Instructions)




Write Protect and Device Address Pins Timing



APPLICATIONS INFORMATION


Basic Configurations of Electronic Potentiometers



THREE- TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER








VOLTAGE REGULATOR


+V_R

TWO-TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT


٦








COMPARATOR WITH HYSTERISIS




Application Circuits (continued)




Vs V_0 R R_1 $G_0 = 1 + R_2/R_1$ $f_c = 1/(2\pi RC)$

FILTER

INVERTING AMPLIFIER




EQUIVALENT L-R CIRCUIT




 $\begin{array}{c} Z_{IN} = R_2 + s \; R_2 \; (R_1 + R_3) \; C_1 = R_2 + s \; \text{Leq} \\ (R_1 + R_3) >> R_2 \end{array}$

FUNCTION GENERATOR



 $\begin{array}{l} \mbox{frequency} \propto R_1,\,R_2,\,C \\ \mbox{amplitude} \propto R_A,\,R_B \end{array}$

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater
- above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C) 24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		IES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES			
А	0.0926	0.1043	2.35	2.65	-			
A1	0.0040	0.0118	0.10	0.30	-			
В	0.013	0.020	0.33	0.51	9			
С	0.0091	0.0125	0.23	0.32	-			
D	0.5985	0.6141	15.20	15.60	3			
Е	0.2914	0.2992	7.40	7.60	4			
е	0.05	BSC	1.27 BSC		-			
Н	0.394	0.419	10.00	10.65	-			
h	0.010	0.029	0.25	0.75	5			
L	0.016	0.050	0.40	1.27	6			
Ν	24			24	7			
α	0°	8°	0°	8°	-			

Rev. 1 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

