# X9269

Single Supply/Low Power/256-Tap/2-Wire Bus

April 17, 2007

FN8173.4

### Dual Digitally-Controlled (XDCP™) **Potentiometers**

NOT RECOMMENDED FOR NEW DESIGNS

POSSIBLE SUBSTITUTE PRODUCT

sneet

### **FEATURES**

- Dual–Two Separate Potentiometers
- 256 Resistor Taps/Pot–0.4% Resolution
- 2-Wire Serial Interface for Write, Read, and **Transfer Operations of the Potentiometer Single** Supply Device
- Wiper Resistance, 100Ω Typical V<sub>CC</sub> = 5V
- 4 Nonvolatile Data Registers for Each Potentiometer
- Nonvolatile Storage of Multiple Wiper Positions
- **Power-on Recall. Loads Saved Wiper Position** on Power-up.
- Standby Current < 5µA Max</li>
- 50k $\Omega$ , 100k $\Omega$  Versions of End to End Pot Resistance
- 100 yr. Data Retention

**FUNCTIONAL DIAGRAM** 


- Endurance: 100,000 Data Changes per Bit per • Register
- 24-Lead SOIC, 24-Lead TSSOP
- Low Power CMOS
- Power Supply V<sub>CC</sub> = 2.7V to 5.5V
- Pb-Free Plus Anneal Available (RoHS Compliant)

## DESCRIPTION

The X9269 integrates 2 digitally controlled (XDCP) on a monolithic CMOS potentiometer integrated circuit.

The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-Wire bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four nonvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default Data Register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.



#### CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006, 2007, All Rights Reserved All other trademarks mentioned are the property of their respective owners.

1

### **Ordering Information**


PART NUMBER	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION (kΩ)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
X9269TS24*	X9269TS	5 ±10%	100	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9269TS24I*	X9269TS I			-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9269TS24IZ* (Note)	X9269TS ZI	-		-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269TS24Z* (Note)	X9269TS Z			0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269TV24	X9269TV			0 to +70	24 Ld TSSOP (4.4mm)	MDP0044
X9269US24*	X9269US		50	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9269US24I*	X9269US I			-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9269US24IZ* (Note)	X9269US ZI			-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269US24Z* (Note)	X9269US Z	-		0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269UV24*	X9269UV			0 to +70	24 Ld TSSOP (4.4mm)	MDP0044
X9269UV24I	X9269UV I			-40 to +85	24 Ld TSSOP (4.4mm)	MDP0044
X9269TS24-2.7*	X9269TS F	2.7 to 5.5	100	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9269TS24I-2.7*	X9269TS G			-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9269TS24IZ-2.7* (Note)	X9269TS ZG	-		-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269TS24Z-2.7* (Note)	X9269TS ZF			0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269TV24I-2.7	X9269TV G			-40 to +85	24 Ld TSSOP (4.4mm)	MDP0044
X9269TV24IZ-2.7* (Note)	X9269TV ZG	-		-40 to +85	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044
X9269US24-2.7*	X9269US F		50	0 to +70	24 Ld SOIC (300 mil)	M24.3
X9269US24I-2.7*	X9269US G			-40 to +85	24 Ld SOIC (300 mil)	M24.3
X9269US24IZ-2.7* (Note)	X9269US ZG			-40 to +85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269US24Z-2.7* (Note)	X9269US ZF			0 to +70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9269UV24-2.7*	X9269UV F	1		0 to +70	24 Ld TSSOP (4.4mm)	MDP0044
X9269UV24I-2.7*	X9269UV G			-40 to +85	24 Ld TSSOP (4.4mm)	MDP0044
X9269UV24IZ-2.7*	X9269UV ZG			-40 to +85	24 Ld TSSOP (4.4mm)	MDP0044

\*Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2

### DETAILED FUNCTIONAL DIAGRAM



### **CIRCUIT LEVEL APPLICATIONS**

- Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

#### SYSTEM LEVEL APPLICATIONS

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

### PIN CONFIGURATION

S	OIC/TSS	OP
NC 🕅 1		24 🗖 A3
A0 🕅 2		23 🔲 SCL
		22 🔲 NC
NC 🗖 4		21 🔲 NC
NC 🗖 5		20 🔲 NC
NC 🕅 6		19 🔲 NC
V <sub>CC</sub> 7	X9269	18 🗖 V <sub>SS</sub>
R <sub>L0</sub> 🗔 8		17 🗖 R <sub>W1</sub>
R <sub>H0</sub> _ 9		16 🗖 R <sub>H1</sub>
R <sub>W0</sub> [ 10		15 🔲 R <sub>L1</sub>
A2 🗖 11		14 🔲 A1
WP [ 12		13 🔄 SDA

#### **PIN ASSIGNMENTS**

Pin (SOIC/TSSOP)	Symbol	Function
1	NC	No Connect
2	A0	Device Address for 2-Wire bus.
3	NC	No Connect
4	NC	No Connect
5	NC	No Connect
6	NC	No Connect
7	V <sub>CC</sub>	System Supply Voltage
8	R <sub>L0</sub>	Low Terminal for Potentiometer 0.
9	R <sub>H0</sub>	High Terminal for Potentiometer 0.
10	R <sub>W0</sub>	Wiper Terminal for Potentiometer 0.
11	A2	Device Address for 2-Wire bus.
12	WP	Hardware Write Protect
13	SDA	Serial Data Input/Output for 2-Wire bus.
14	A1	Device Address for 2-Wire bus.
15	R <sub>L1</sub>	Low Terminal for Potentiometer 1.
16	R <sub>H1</sub>	High Terminal for Potentiometer 1.
17	R <sub>W1</sub>	Wiper Terminal for Potentiometer 1.
18	V <sub>SS</sub>	System Ground
19	NC	No Connect
20	NC	No Connect
21	NC	No Connect
22	NC	No Connect
23	SCL	Serial Clock for 2-Wire bus.
24	A3	Device Address for 2-Wire bus.

### **PIN DESCRIPTIONS**

#### **Bus Interface Pins**

#### SERIAL DATA INPUT/OUTPUT (SDA)

The SDA is a bidirectional serial data input/output pin for a 2-Wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from an 2-Wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL.

It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

#### SERIAL CLOCK (SCL)

This input is used by 2-Wire master to supply 2-Wire serial clock to the X9269.

#### **DEVICE ADDRESS (A3 - A0)**

The address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9269. A maximum of 16 devices may occupy the 2-Wire serial bus.

#### Potentiometer Pins

### R<sub>H</sub>, R<sub>L</sub>

The R<sub>H</sub> and R<sub>L</sub> pins are equivalent to the terminal connections on a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of R<sub>H</sub> and R<sub>L</sub> such that R<sub>H0</sub> and R<sub>L0</sub> are the terminals of POT 0 and so on.

#### Rw

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Since there are 4 potentiometers, there are 2 sets of  $R_W$  such that  $R_{W0}$  is the terminal of POT 0 and so on.

#### **Bias Supply Pins**

# SYSTEM SUPPLY VOLTAGE (V<sub>CC</sub>) AND SUPPLY GROUND (V<sub>SS</sub>)

The  $V_{CC}$  pin is the system supply voltage. The  $V_{SS}$  pin is the system ground.

#### Other Pins

#### NO CONNECT

No connect pins should be left open. This pins are used for Intersil manufacturing and testing purposes.

### HARDWARE WRITE PROTECT INPUT (WP)

The  $\overline{\text{WP}}$  pin when LOW prevents nonvolatile writes to the Data Registers.

### PRINCIPLES OF OPERATION

The X9269 is a integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometers. This section provides detail description of the following:

- Resistor Array Description
- Serial Interface Description
- Instruction and Register Description.

### **Array Description**

The X9269 is comprised of a resistor array (See Figure 1). Each array contains 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$  inputs).


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(R_W)$  output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (See Table 1).

The WCR may be written directly. These Data Registers can the WCR can be read and written by the host system.

### Power-up and Down Requirements.

There are no restrictions on the power-up or powerdown conditions of V<sub>CC</sub> and the voltages applied to the potentiometer pins provided that V<sub>CC</sub> is always more positive than or equal to V<sub>H</sub>, V<sub>L</sub>, and V<sub>W</sub>, i.e., V<sub>CC</sub>  $\geq$  V<sub>H</sub>, V<sub>L</sub>, V<sub>W</sub>. The V<sub>CC</sub> ramp rate specification is always in effect.



### Figure 1. Detailed Potentiometer Block Diagram

#### SERIAL INTERFACE DESCRIPTION

#### **Serial Interface**

The X9269 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9269 will be considered a slave device in all applications.

#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 2.

### **Start Condition**

All commands to the X9269 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9269 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. See Figure 2.

#### Figure 2. Acknowledge Response from Receiver


### **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. See Figure 2.

#### Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.


The X9269 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9269 will respond with a final acknowledge. See Figure 2.



### Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9269 initiates the internal write cycle. ACK polling, Flow 1, can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9269 is still busy with the write operation no ACK will be returned. If the X9269 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.

### FLOW 1: ACK Polling Sequence



### INSTRUCTION AND REGISTER DESCRIPTION

#### Instructions

#### DEVICE ADDRESSING: IDENTIFICATION BYTE (ID AND A)

The first byte sent to the X9269 from the host is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9269; this is fixed as 0101[B] (refer to Table 1).

The A[3:0] bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A3-A0 input pins. The slave address is externally specified by the user. The X9269 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9269 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 - A0 inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ .


#### **INSTRUCTION BYTE (I)**

The next byte sent to the X9269 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode I [3:0]. The RB and RA bits point to one of the four Data Registers of each associated XDCP. The least significant bit points to one of two Wiper Counter Registers or Pots. The format is shown in Table 2.


### **Register Selection**

Register Selected	RB	RA
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1

### Table 1. Identification Byte Format



### Table 2. Instruction Byte Format



#### Table 3. Instruction Set

			In	struc	tion	Set			
Instruction	13	12	11	10	RB	RA	0	P0	Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Counter Register pointed to by P0
Write Wiper Counter Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Counter Register pointed to by P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P0 and RB - RA
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P0 and RB - RA
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P0 and RB - RA to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Counter Register pointed to by P0 to the Data Register pointed to by RB - RA
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by RB - RA of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by RB - RA of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P0

Note: 1/0 = data is one or zero

### **DEVICE DESCRIPTION**

### Wiper Counter Register (WCR)

The X9269 contains two Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction (See Instruction section for more details). Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9269 is powereddown. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR (See Design Considerations Section).

### Data Registers (DR)

Each potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bit [7:0] are used to store one of the 256 wiper positions (0~255).

Table 4. Wiper counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Vola	store the current wiper position (Volatile, V).
--	---

WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V
(MSB)							(LSB)

#### Table 5. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NV							
MSB							LSB

### DEVICE DESCRIPTION

### Instructions

Four of the nine instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected potentiometer,
- Write Wiper Counter Register change current wiper position of the selected potentiometer,
- Read Data Register read the contents of the selected Data Register;
- Write Data Register write a new value to the selected Data Register.

The basic sequence of the three byte instructions is illustrated in Figure 4. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by  $t_{WRL}$ . A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.


Four instructions require a two-byte sequence to complete. These instructions transfer data between the host and the X9269; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter
   Register This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data Register – This transfers the contents of all Wiper Counter Registers to the specified associated Data Registers.

### **INCREMENT/DECREMENT COMMAND**

The final command is Increment/Decrement (Figure 5 and 6). The Increment/Decrement command is different from the other commands. Once the command is issued and the X9269 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA is HIGH, the selected wiper will move one resistor segment towards the R<sub>H</sub> terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the R<sub>L</sub> terminal.

See Instruction format for more details.






Figure 4. Three-Byte Instruction Sequence




Figure 5. Increment/Decrement Instruction Sequence





Figure 6. Increment/Decrement Timing Limits



### **INSTRUCTION FORMAT**

### Read Wiper Counter Register (WCR)

S T		evice den		•	A	De\ \ddre	/ice esse	s	s		stru Opc					/WC		S	(S		•		Posi 269			A)	М	s
A R T	0	1	0	1	A3	A2	A1	A0	A C K	1	0	0	1	0	0	0	P0	A C K	WCR7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1	W C R O	A C K	T O P

### Write Wiper Counter Register (WCR)

S T		evice den	-	-		Dev Addre	vice esse	s	s		_	uctio code				/WC		s	(S		Nip by					A)	s	s
A R T	0	1	0	1	A3	A2	A1	A0	A C K	1	0	1	0	0	0	0	P0	A C K	W C R 7	WCR6	WCR5	WCR4	W C R 3	WCR2	W C R 1	WCRO	A C K	T O P

### Read Data Register (DR)

S T			e Ty itifie	-		-	vice esse	s	S		istru Opc				DR/V Addre	-		s	(Se	V ent l	•			itior on		A)	М	s
A R T	0	1	0	1	A3	A2	A1	A0	A C K	1	0	1	1	RB	RA	0	P0	A C K	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1	W C R O	A C K	T O P

### Write Data Register (DR)

S T			e Ty tifie			-	vice esse	S	s		stru Opc				DR/V \ddre	-		s	(Se		•	er P Mas				DA)	s	s	TAGE	'CLE
A R T	0	1	0	1	A3	A2	A1	A0	A C K	1	1	0	0	RB	RA	0	P0	A C K	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1	N C R O	A C K	T O P	-TOV-HOIH	WRITE CY

### Global XFR Data Register (DR) to Wiper Counter Register (WCR)

S T			e Ty tifie	-	A	De\ Addre	/ice esse	s	S A		istru Opc				DR/\ Addre	-	;	S A	S T
A R T	0	1	0	1	A3	A2	A1	A0	C K	0	0	0	1	RB	RA	0	0	C K	O P

### Global XFR Wiper Counter Register (WCR) to Data Register (DR)

S T			e Ty tifiei		А	Dev ddre	vice esse	s	S A		stru Opc				DR/W ddres	-		S A	S T	HIGH-VOLTAGE
A R T	0	1	0	1	AЗ	A2	A1	A0	C K	1	0	0	0	RB	RA	0	0	С К	O P	WRITE CYCLE

### Transfer Wiper Counter Register (WCR) to Data Register (DR)

S T	_		e Ty tifie	•	А		/ice esse	s	S A		-	uctic code			DR/\ Addre	-		S A	S T	HIGH-VOLTAGE
A R T	0	1	0	1	A3	A2	A1	A0	C K	1	1	1	0	RB	RA	0	P0	C K	O P	WRITE CYCLE

### Transfer Data Register (DR) to Wiper Counter Register (WCR)

S T		evice Iden	-	•	A	Dev Addre	/ice esse	s	S A		stru Opc				DR/\ Addre	-		S A	S T
A R T	0	1	0	1	A3	A2	A1	A0	C K	1	1	0	1	RB	RA	0	P0	C K	O P

### Increment/Decrement Wiper Counter Register (WCR)

Т	De I		e Ty itifie	•		De\ \ddre		s	S A		istru Opc					R/WCI		S A	Increment/Decrement (Sent by Master on SDA)					-	-	.)	S T
A R T	0	1	0	1	A3	A2	A1	A0	C K	0	0	1	0	0	0	0	P0	C K	I/D	I/D	•	•	•		I/D	I/D	O P

Notes: (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.

- (2) "A3 ~ A0": stands for the device addresses sent by the master.
- (3) "X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
- (4) "I": stands for the increment operation, SDA held high during active SCL phase (high).
- (5) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SCL, SDA any address ir	nput
with respect to V <sub>SS</sub>	1V to +7V
$\Delta V =   (V_{H} - V_{L})   \dots$	5.5V
Lead temperature (soldering, 10 sec	onds) 300°C
I <sub>W</sub> (10 seconds)	±6mA

### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V <sub>CC</sub> ) <sup>(4)</sup> Limits
X9261	5V ± 10%
X9261-2.7	2.7V to 5.5V

#### POTENTIOMETER CHARACTERISTICS (Over recommended industrial (2.7V) operating conditions unless otherwise stated.)

			Li	mits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R <sub>TOTAL</sub>	End to End Resistance		100		kΩ	T version
R <sub>TOTAL</sub>	End to End Resistance		50		kΩ	U version
	End to End Resistance Tolerance			±20	%	
	Power Rating			50	mW	25°C, each pot
IW	Wiper Current			±3	mA	
R <sub>W</sub>	Wiper Resistance			300	Ω	$I_W = \pm 3mA @ V_{CC} = 3V$
R <sub>W</sub>	Wiper Resistance			150	Ω	$I_W = \pm 3mA @ V_{CC} = 5V$
V <sub>TERM</sub>	Voltage on any $R_H$ or $R_L$ Pin	V <sub>SS</sub>		V <sub>CC</sub>	V	$V_{SS} = 0V$
	Noise		-120		dBV	Ref: 1V
	Resolution		0.4		%	
	Absolute Linearity <sup>(1)</sup>			±1	MI <sup>(3)</sup>	$R_{w(n)(actual)} - R_{w(n)(expected)}^{(5)}$
	Relative Linearity <sup>(2)</sup>			±0.6	МІ <sup>(З)</sup>	$R_{w(n + 1)} - [R_{w(n) + MI}]^{(5)}$
	Temperature Coefficient of R <sub>TOTAL</sub>		±300		ppm/°C	
	Ratiometric Temp. Coefficient			20	ppm/°C	
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer Capacitances		10/10/25		pF	See Macro model
l <sub>al</sub>	R <sub>W</sub> , R <sub>H</sub> , R <sub>L</sub> Leakage		0.1	10.0	μA	Device in stand by. Vin = $V_{SS}$ to $V_{CC}$

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

(3)  $MI = RTOT / 255 \text{ or } (R_H - R_L) / 255$ , single pot

(4) During power-up  $V_{CC} > V_H$ ,  $V_L$ , and  $V_W$ .

(5) n = 0, 1, 2, ...,255; m =0, 1, 2, ..., 254.

			Lir	nits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active)			400	μA	$f_{SCL} = 400 kHz; V_{CC} = +6V;$ SDA = Open; (for 2-Wire, Active, Read and Volatile Write States only)
I <sub>CC2</sub>	V <sub>CC</sub> supply current (nonvolatile write)		1	5	mA	f <sub>SCL</sub> = 400kHz; V <sub>CC</sub> = +6V; SDA = Open; (for 2-Wire, Active, Nonvolatile Write State only)
I <sub>SB</sub>	V <sub>CC</sub> current (standby)			5	μA	$V_{CC} = +6V$ ; $V_{IN} = V_{SS}$ or $V_{CC}$ ; SDA = $V_{CC}$ ; (for 2-Wire, Standby State only)
ILI	Input leakage current			10	μ <b>A</b>	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output leakage cur-			10	μ <b>A</b>	$V_{OUT} = V_{SS}$ to $V_{CC}$
VIH	Input HIGH voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	V	
VIL	Input LOW voltage	-1		V <sub>CC</sub> x 0.3	V	
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 3mA
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> - 0.8			V	$I_{OH} = -1mA, V_{CC} \ge +3V$
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> - 0.4			V	$I_{OH}$ = -0.4mA, $V_{CC} \le +3V$

#### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

### **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Units
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	years

#### CAPACITANCE

Symbol	Test	Max.	Units	Test Conditions
C <sub>IN/OUT</sub> <sup>(6)</sup>	Input / Output capacitance (SDA)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub> <sup>(6)</sup>	Input capacitance (SCL, $\overline{WP}$ , A3, A2, A1 and A0)	6	pF	$V_{IN} = 0V$

#### **POWER-UP TIMING**

Symbol	Parameter	Min.	Max.	Units
t <sub>r</sub> V <sub>CC</sub> <sup>(6)</sup>	V <sub>CC</sub> Power-up rate	0.2	50	V/ms
tPUR <sup>(7)</sup>	Power-up to initiation of read operation		1	ms

#### **POWER-UP AND DOWN REQUIREMENTS**

The are no restrictions on the power-up or power-down conditions of V<sub>CC</sub> and the voltages applied to the potentiometer pins provided that V<sub>CC</sub> is always more positive than or equal to V<sub>H</sub>, V<sub>L</sub>, and V<sub>W</sub>, i.e., V<sub>CC</sub>  $\ge$  V<sub>H</sub>, V<sub>L</sub>, V<sub>W</sub>. The V<sub>CC</sub> power-up timing spec is always in effect.


#### A.C. TEST CONDITIONS

Input Pulse Levels	$V_{CC}$ x 0.1 to $V_{CC}$ x 0.9		
Input rise and fall times	10ns		
Input and output timing level	V <sub>CC</sub> x 0.5		

Notes: (6) This parameter is not 100% tested

(7) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the (last) power supply (V<sub>CC</sub>-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.

### EQUIVALENT A.C. LOAD CIRCUIT



### **AC TIMING**

Symbol	Parameter	Min.	Max.	Units	
fSCL	Clock Frequency		400	kHz	
tCYC	Clock Cycle Time	2500		ns	
thigh	Clock High Time	600		ns	
<sup>t</sup> LOW	Clock Low Time	1300		ns	
<sup>t</sup> SU:STA	Start Setup Time	600		ns	
<sup>t</sup> HD:STA	Start Hold Time	600		ns	
t <sub>SU:STO</sub>	Stop Setup Time	600		ns	
<sup>t</sup> SU:DAT	SDA Data Input Setup Time	100		ns	
t <sub>HD:DAT</sub>	SDA Data Input Hold Time	30		ns	
t <sub>R</sub>	SCL and SDA Rise Time		300	ns	
t <sub>F</sub>	SCL and SDA Fall Time		300	ns	
t <sub>AA</sub>	SCL Low to SDA Data Output Valid Time		0.9	μs	
t <sub>DH</sub>	SDA Data Output Hold Time	0		ns	
ΤI	Noise Suppression Time Constant at SCL and SDA inputs	50		ns	
t <sub>BUF</sub>	Bus Free Time (Prior to Any Transmission)	1200		ns	
<sup>t</sup> SU:WPA	A0, A1, A2, A3 Setup Time	0		ns	
<sup>t</sup> HD:WPA	A0, A1, A2, A3 Hold Time	0		ns	

### HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Units
t <sub>WR</sub>	High-voltage write cycle time (store instructions)	5	10	ms

### **XDCP TIMING**


Symbol	Parameter	Min.	Max.	Units
<sup>t</sup> WRPO	Wiper response time after the third (last) power supply is stable	5	10	μs
twRL	Wiper response time after instruction issued (all load instructions)	5	10	μs

### SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

### TIMING DIAGRAMS


### Start and Stop Timing




### Input Timing




### **Output Timing**



XDCP Timing (for All Load Instructions)




### Write Protect and Device Address Pins Timing



### **APPLICATIONS INFORMATION**


### **Basic Configurations of Electronic Potentiometers**




Three terminal Potentiometer; Variable voltage divider




### **Noninverting Amplifier**




### **Offset Voltage Adjustment**






Variable current

### **Voltage Regulator**




 $V_O (REG) = 1.25V (1+R_2/R_1)+I_{adj} R_2$ 


### **Comparator with Hysterisis**




### **Application Circuits (continued)**




Filter




**Inverting Amplifier** 




**Equivalent L-R Circuit** 










 $\begin{array}{l} \mbox{frequency} \propto R_1,\,R_2,\,C \\ \mbox{amplitude} \propto R_A,\,R_B \end{array}$ 

### Small Outline Plastic Packages (SOIC)



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater
- above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.


#### M24.3 (JEDEC MS-013-AD ISSUE C) 24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE


INCHES		MILLIN			
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
E	0.2914	0.2992	7.40	7.60	4
е	0.05	BSC	1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
Ν	24		:	24	7
α	0°	8°	0°	8°	-


Rev. 1 4/06


### X9269

### Thin Shrink Small Outline Package Family (TSSOP)









### MDP0044

THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

	MILLIMETERS					
SYMBOL	14 LD	16 LD	20 LD	24 LD	28 LD	TOLERANCE
Α	1.20	1.20	1.20	1.20	1.20	Max
A1	0.10	0.10	0.10	0.10	0.10	±0.05
A2	0.90	0.90	0.90	0.90	0.90	±0.05
b	0.25	0.25	0.25	0.25	0.25	+0.05/-0.06
С	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	5.00	6.50	7.80	9.70	±0.10
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
е	0.65	0.65	0.65	0.65	0.65	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference
<u>.</u>	·		·	·	·	Rev. F 2/07

#### NOTES:

 Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

 Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.

3. Dimensions "D" and "E1" are measured at dAtum Plane H.

4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

